

DEST AVAIL AT 7 COPY

### AMENDMENTS TO THE SPECIFICATION

In the Action of June 2, 2004, the Examiner directed Applicant to amend the specification to correct an incorrect application number. Applicant appreciates the correction, and requests amendment of paragraph [0003] of the specification as shown below:

[0003] In U.S. patent application 09/560,626 filed April 28, 2000, entitled "Three-Dimensional Memory Array and Method of Fabrication," a 3D memory is described using rail-stacks which define both the lines and the memory cells of an array. Each cell includes an antifuse layer. A diode is formed once the cell is programmed. In a subsequent application, serial number 09/844~~814~~,727 filed March 21, 2001, entitled "Three-Dimensional Memory Array and Method of Fabrication," an improved 3D memory also employing rail-stacks is described. In this application, P+N- diodes are used to reduce leakage current.

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER: \_\_\_\_\_**

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.